2004 Centre for Development of Advanced Computing C DAC M C A MCA 103 Digital Electronics University Question paper for exam preparation. Question paper for 2004 Centre for Development of Advanced Computing C DAC M C A MCA 103 Digital Electronics University Question paper, 2004 Centre for Development of Advanced Computing C DAC M C A MCA 103 Digital Electronics University Question paper. SiteMap

## Exam Preparation

 • AIPMT Exam Preparation • Civil Services Exam Preparation • IIT JEE Exam Preparation • Class 12th Standard Exam Preparation • Class 11th Standard Exam Preparation • Class 10th Standard Exam Preparation • Class 9th Standard Exam Preparation • Class 8th Standard Exam Preparation

## Question Papers

 • Class 9th Standard Question Paper • Class 10th Standard Question Paper • Class 11th Standard Question Paper • Class 12th Standard Question Paper • BA Question Paper • BBM Question Paper • BCA Question Paper • BCom Question Paper • BE Question Paper • BSc Question Paper • BTech Question Paper • LLB Question Paper • LLM Question Paper • MA Question Paper • MBA Question Paper • MCA Question Paper • MCom Question Paper • MSc Question Paper • MTech Question Paper

# 2004 Centre for Development of Advanced Computing C DAC M C A MCA 103 Digital Electronics University Question paper

University Question Papers
2004 Centre for Development of Advanced Computing C DAC M C A MCA 103 Digital Electronics University Question paper
END-TERM EXAMINATION
FIRST SEMESTER [MCA] - DECEMBER 2004
Paper Code: MCA-103 Subject: Digital Electronics
Time: 3 Hours Maximum Marks: 60

Q. 1. (a) Reduce the following:-
(i) AB + A + AB
(ii) (AB + C) (AC + BC) + ABC + AB
(b) Give the block diagram of exclusive OR (XOR) gate using 4 NAND gates
only. Write its truth table also.
(c) Subtract (01001)2 from (01000)2 using
(i) 1’s Complement method.
(ii) 2’s Complement method.
(d) What is the range of signed and unsigned decimal values that can be represented by 8-bits?

Q. 2. (a) Perform the BCD addition of numbers 286 and 548.
(b) Design a Gray to Binary code converter using NAND gates only.
F (W, X, Y, Z) =  (0, 2, 5, 6, 8, 10)
(c) Convert the decimal number 3567 to
(ii) Octal Number

Q. 3. (a) Show how the following expression can be implemented using NAND gates only.
X= (A+B) (C+D)
(b) For the following circuit, determine the Boolean function for the output F.

Q. 4. (a) Minimize the four variable logic function.
f(A, B, C, D) = (A + B + C + D) (A + C + D).(A + B + C + D).
(B + C ) .(B + C).(A + B).(B + D)
(b) Implement the expression using 8:1 multiplexer
f (A, B, C, D) = m(0, 2, 3, 6, 8, 9, 11, 14)

Q. 5. (a) What do you understand by race around condition in a J-K flip flop? How is it removed in J-K master Slave flip-flop? Explain the working of masterslave flip-flop in detail by giving its block diagram and truth table.
(b) Design a J-K type synchronous counter to count the following states.
5, 8, 2, 7, 13, 0, 5, ………..

Q. 6. (a) Explain the working of an 8-bit serial-in-parallel-out shift register by giving its block diagram. How long will an 8 bit binary number take in this register if the lock frequency is
(i) 1 Mhz
(ii) 5 Mhz.
(b) Explain the working of an OP-AMP based Schmitt Trigger Circuit.

Q. 7. (a) Explain the ladder method of a D/A converter. How does this method overcome the disadvantages of a weighted register method?
(b) Show how to expand 256 x 4 RAMs to obtain a memory expansion of 1024 x 4.

Q. 8. (a) Give and explain the concept of a tri-state buffer circuit. Write its advantages also

(b) What is a microprocessor? Give the pin diagram of an 8085 µp and briefly explain the pin architecture. Give your answer with reference to the system bus architecture and register organization of 8085 µp.